Show simple item record

dc.contributor.authorRinaldi, G
dc.contributor.authorMenon, PP
dc.contributor.authorFerrara, A
dc.date.accessioned2024-06-24T11:52:36Z
dc.date.issued2024-06-19
dc.date.updated2024-06-21T09:04:11Z
dc.description.abstractThis paper addresses the challenge of regulating the output voltage in single-end primary inductor converters (SEPICs) and introduces a practical solution based on the generation of second-order suboptimal sliding modes (2-SOSM). In contrast to the common assumption of a lossless SEPIC, in this paper, a lossy SEPIC is explored. A concise mathematical representation of its model is presented, and the equilibrium point is explicitly defined. Using only the output voltage as a measurement, it is proven that the proposed 2-SOSM strategy achieves finite-time convergence of the output voltage with its reference. The proposed method effectively handles saturation constraints on the control variable, ensuring that the SEPIC duty ratio remains between 0 and 1. Furthermore, the approach proves to be robust to variations in the load resistor. The experimental analysis validates the effectiveness of our proposal and highlights its practical benefits. A comparison with a standard proportional integral control (PI) on an embedded platform underscores the superiority of the adopted approach.en_GB
dc.description.sponsorshipInnovate UKen_GB
dc.identifier.citationPublished online 19 June 2024en_GB
dc.identifier.doihttps://doi.org/10.1109/tpel.2024.3415164
dc.identifier.grantnumber10005693 TS/W012197/1en_GB
dc.identifier.urihttp://hdl.handle.net/10871/136407
dc.identifierORCID: 0000-0003-2021-5458 (Rinaldi, Gianmario)
dc.identifierORCID: 0000-0003-3804-9291 (Menon, Prathyush P)
dc.language.isoenen_GB
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)en_GB
dc.rights© 2024 IEEE. For the purpose of open access, the author has applied a Creative Commons Attribution (CC BY) licence to any Author Accepted Manuscript version arising from this submission.en_GB
dc.titleDesign and Experimental Validation of an Embedded Sliding Mode Controller for Voltage Regulation With SEPIC Convertersen_GB
dc.typeArticleen_GB
dc.date.available2024-06-24T11:52:36Z
dc.identifier.issn0885-8993
dc.descriptionThis is the author accepted manuscript. The final version is available from IEEE via the DOI in this recorden_GB
dc.identifier.eissn1941-0107
dc.identifier.journalIEEE Transactions on Power Electronicsen_GB
dc.rights.urihttps://creativecommons.org/licenses/by/4.0/en_GB
rioxxterms.versionAMen_GB
rioxxterms.licenseref.startdate2024-06-19
rioxxterms.typeJournal Article/Reviewen_GB
refterms.dateFCD2024-06-24T11:50:01Z
refterms.versionFCDAM
refterms.dateFOA2024-06-24T11:52:43Z
refterms.panelBen_GB
exeter.rights-retention-statementYes


Files in this item

This item appears in the following Collection(s)

Show simple item record

© 2024 IEEE. For the purpose of open access, the author has applied a Creative Commons Attribution (CC BY) licence to any Author Accepted Manuscript version arising from this submission.
Except where otherwise noted, this item's licence is described as © 2024 IEEE. For the purpose of open access, the author has applied a Creative Commons Attribution (CC BY) licence to any Author Accepted Manuscript version arising from this submission.