Show simple item record

dc.contributor.authorDi Bartolomeo, Antonio
dc.contributor.authorGiubileo, Filippo
dc.contributor.authorIemmo, Laura
dc.contributor.authorRomeo, Francesco
dc.contributor.authorRusso, Saverio
dc.contributor.authorUnal, Selim
dc.contributor.authorPassacantando, Maurizio
dc.contributor.authorGrossi, Valentina
dc.contributor.authorCucolo, Anna Maria
dc.date.accessioned2016-02-25T15:04:54Z
dc.date.issued2016
dc.description.abstractWe fabricate planar all-graphene field-effect transistors with self-aligned side-gates at 100 nm from the main graphene conductive channel, using a single lithographic step. We demonstrate side-gating below 1V with conductance modulation of 35% and transconductance up to 0.5 mS/mm at 10 mV drain bias. We measure the planar leakage along the SiO2/vacuum gate dielectric over a wide voltage range, reporting rapidly growing current above 15 V. We unveil the microscopic mechanisms driving the leakage, as Frenkel-Poole transport through SiO2 up to the activation of Fowler-Nordheim tunneling in vacuum, which becomes dominant at high voltages. We report a field-emission current density as high as 1uA/um between graphene flakes. These findings are essential for the miniaturization of atomically thin devices.en_GB
dc.identifier.urihttp://hdl.handle.net/10871/20130
dc.language.isoenen_GB
dc.publisherarXiv.orgen_GB
dc.relation.urlhttp://arxiv.org/abs/1601.04476v2en_GB
dc.titleSide-gate leakage and field emission in all-graphene field effect transistors on SiO2/Si substrateen_GB
dc.typeArticleen_GB
dc.date.available2016-02-25T15:04:54Z
dc.identifier.journalarXiven_GB


Files in this item

This item appears in the following Collection(s)

Show simple item record